Abstract-This letter reports the impact of surface morphology on the carrier transport and radio-frequency performance of graphene FETs formed on epitaxial graphene synthesized on SiC substrates. Such graphene exhibits long terrace structures with widths between 3-5 μm and steps of 10 ± 2 nm in height. While a carrier mobility value above 3000 cm 2 /V · s at a carrier density of 10 12 cm −2 is obtained in a single graphene terrace, the step edges can result in a step resistance of ∼21 kΩ · μm. By orienting the transistor layout so that the entire channel lies within a single graphene terrace and by reducing the access resistance associated with the ungated part of the channel, a cutoff frequency above 200 GHz is achieved for graphene FETs with channel lengths of 210 nm, i.e., the highest value reported on epitaxial graphene thus far. , have been proposed for wafer-scale production. In spite of the exceptional electrical properties of graphene, the device performance is strongly affected by both the morphology of the film and its interaction with the environment (e.g., substrate and dielectric interfaces). The performance of CVD graphene devices is particularly sensitive to the transfer process, which can result in the presence of wrinkles, lattice defects, and chemical impurities. Epitaxial graphene grown on the surface of SiC substrates typically yields larger domain sizes and does not require transfer to another substrate. However, the morphology of as-prepared epitaxial graphene usually contains steps [11] and other morphological features such as domain boundaries, which may have a negative impact on device performance. The impact of this morphology on carrier transport in epitaxial graphene is studied here, and it is found that a single-terrace step with a height of ∼10 nm can lead to a resistance on the average of 21 kΩ · μm. To avoid performance degradation due to such steps, a transistor layout is designed so that the entire device channel lies within a single terrace or domain. Combined with a reduction of access resistances associated with ungated channel regions, cutoff frequencies above 200 GHz are achieved, demonstrating improved RF performance compared with graphene field-effect transistors (FETs) without such channel morphology and gate structure optimization.
SiC substrates typically yields larger domain sizes and does not require transfer to another substrate. However, the morphology of as-prepared epitaxial graphene usually contains steps [11] and other morphological features such as domain boundaries, which may have a negative impact on device performance.
The impact of this morphology on carrier transport in epitaxial graphene is studied here, and it is found that a single-terrace step with a height of ∼10 nm can lead to a resistance on the average of 21 kΩ · μm. To avoid performance degradation due to such steps, a transistor layout is designed so that the entire device channel lies within a single terrace or domain. Combined with a reduction of access resistances associated with ungated channel regions, cutoff frequencies above 200 GHz are achieved, demonstrating improved RF performance compared with graphene field-effect transistors (FETs) without such channel morphology and gate structure optimization.
Epitaxial graphene is synthesized on 2-in semi-insulating 6H-SiC (II-VI, Inc.) wafers. Prior to the graphene growth, the wafer is etched in hydrogen at 1620
• C to remove ∼200 nm of SiC. Graphene is then grown on the Si-face of the substrate at 1620
• C in a flowing Ar ambient at 50 mbar, yielding films consisting of one to two layers of graphene [13] . The morphology of the as-prepared graphene/SiC surface is characterized 0741-3106/$26.00 © 2011 IEEE by atomic force microscopy (AFM) [see Fig. 1(a) ], revealing wide and smooth terraces that extend long distances (> 50 μm) parallel to the step edges. The width of these terraces range between 3 and 5 μm, and the step height is 10 nm ± 2 nm.
Two types of two-terminal graphene devices with orthogonal channel orientations are fabricated, as illustrated by the regions outlined and labeled as I and II in Fig. 1(a) . The channels of resistor I are parallel to the step edge and located within a single terrace, whereas those of resistor II contain one step edge along the transport direction. In both types of devices, the channel dimensions are all 500 nm in width and 2 μm in length. Resistance measurements are performed at room temperature in vacuum for more than ten devices, yielding distinct resistance values for both device types. Device I possesses an average resistance of 5 kΩ, significantly lower than the average resistance of 48 kΩ for device II. This clearly shows that carrier transport is severely affected by scattering associated with terrace steps within the channel, which leads to an additional channel resistance on the average of 21 kΩ · μm for a single step.
To eliminate the nonideal factors associated with the steps, top-gated Hall bar devices are fabricated on a single-terrace domain, as depicted by the channel outline III in Fig. 1(a) . Fig. 1(b) shows a scanning electron microscopy (SEM) image of such a device, where the entire channel lies within a single terrace. The gate dielectric used here consists of a 10-nmthick interfacial polymer layer and 10 nm of HfO 2 grown by atomic layer deposition (ALD) [14] . At V g = 0 V, the graphene film is n-type with a carrier concentration of 5.6 × 10 12 cm −2 . Fig. 1(c) shows the measured carrier mobility μ e as a function of carrier density n, where μ e increases from 1500 to 3300 cm 2 /V · s as n decreases from 7.1 × 10 12 to 1.3 × 10 12 cm −2 by changing V g . To evaluate the RF performance of step-free graphene films, graphene FETs (GFETs) are fabricated using the methods described in [6] . Fig. 2(a) shows a schematic of the device cross section. To achieve optimal performance, the graphene channels are placed within single terraces. To eliminate access resistance due to the ungated channel regions, the gate electrode is designed to overlap with the source/drain electrodes by ∼50 nm. Fig. 2(b) shows a SEM image of a dual-channel GFET, where both channels lie within a single terrace. than 2 mA/μm at V d = 1.6 V and V g = 4 V [see Fig. 3(b) ]. The current modulation ratio, which is defined by
, is ∼3 for L C = 750 nm and decreases to ∼2 for L C = 210 nm. The reduction of the current modulation as L C decreases is due to the contact resistance between graphene and metal electrodes, which becomes more dominant as L C decreases. In Fig. 3(b) , the total contact resistance 2R C is estimated to be ∼700 Ω · μm. Figs. 3(c) and (d) show the transfer characteristics at V d = 1.6 V for L C = 750 and 210 nm, respectively. The corresponding transconductances g m of these devices are plotted on the right axes in Figs. 3(c) and (d). These transconductances exhibit maximum values at V g ∼ 0 V of 210 and 320 μS/μm for L C = 750 and 210 nm, respectively. In comparison, the device reported in [6] , which was fabricated on epitaxial graphene without morphology or structure optimization, possessed a lower current density of ∼1 mA/μm and a maximum g m value of ∼200 μS/μm at
The RF performance of the GFETs is characterized by onchip S-parameter measurements up to 30 GHz, following the standard deembedding procedures described in [6] . 210 GHz is the highest value reported for epitaxial GFETs thus far. Previously, f T = 100 GHz was achieved for GFETs with L C = 240 nm using a similar gate dielectric [6] . This illustrates the performance enhancement afforded by the optimization of channel morphology and device structure presented in this letter. The frequency-length product of these GFETs are ∼ 45 (GHz · μm), which is comparable to the highest value of 43 obtained from exfoliated graphene [7] and much higher than those of Si (∼8.9) and InP (∼17) [15] .
Steps and other topographical features such as domain boundaries and surface wrinkles will influence graphene transport not only on SiC epitaxial graphene but also in CVD grown and transferred graphene. It is therefore imperative that the effect of these features is understood and that the morphology of the graphene layer is controlled.
